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ABSTRACT
Silicon nanorods have been grown by chemical vapor 
deposition of silane, using both gold and indium as cata-
lysts for the vapor liquid solid (VLS) process. Conditions 
for optimal rod morphology for each catalyst were identi-
fied by varying silane partial pressure and temperature in 
the range P = 0.05-1 Torr and T = 300-600 C, respec-
tively. In most cases, catalyst particles were formed by 
partial de-wetting of evaporated films of the catalytic mate-
rial to form droplets with diameters of tens to hundreds of 
nanometers. Also, periodic arrays of catalyst particles 
with controlled size and spacing were achieved both by 
the use of porous alumina membranes and also by elec-
tron-beam lithography. Using these techniques, silicon 
nanorods were grown with diameters of 100 nm to microns 
and lengths of microns to tens of microns. Four-point and 
gate-bias-dependent resistance measurements were 
made on single wires, and these indicate that rods we 
have grown with gold catalysts and phosphine doping 
have metal-like conductivity.
INTRODUCTION
Nanorods are of potential interest in photovoltaic ap-
plications for two principle reasons.  First, they allow for 
decoupling the direction of light absorption from the direc-
tion of carrier transport, such that in materials where the 
diffusion length of excitons or minority carriers is much 
shorter than the thickness of material required for optimal 
light absorption, current densities can still be high [1] [2].  
Secondly, they allow for the growth of heterostructures of 
materials with a large mismatch in lattice constant [3], po-
tentially allowing for novel multijunction solar cells.  
Nanowires can be grown in a variety of different ways, 
including solution based techniques [4], top-down ap-
proaches [5], as well as by introducing silicon from the gas 
phase (for example in the Vapor Liquid Solid (VLS) proc-
ess [6]) – note that this is intended neither as an exhaus-
tive list of techniques nor of references.  
We have focused our attention on the goal of fabricat-
ing silicon (Si) nanorods for wholly inorganic photovoltaic 
devices based upon pn junctions in either the axial or ra-
dial direction.  For this reason we are interested in growing 
rods of a relatively large diameter (at least 100 nm), so
that the rods can sustain a depletion region, as described 
in [1].  We use the term “nanorod” rather than the more 
commonly used “nanowire” to denote this somewhat un-
usually large size regime.  We are interested in growing 
rods with lengths of tens of ums so that the rod absorbs 
most of the incident above-bandgap photons.  Also, we 
have focused on the VLS method because we see its po-
tential for rapid, low-cost deposition, scalability, and com-
patibility with existing Si thin film deposition techniques as 
advantageous for our application. 
EXPERIMENTAL
In order to grow Si nanorods by the VLS method, a
thermal Chemical Vapor Deposition (CVD) system was 
used, with silane (SiH4) diluted to 5% concentration in 
argon (Ar) as the process gas.  Metal seed particles were 
created either lithographically using a lift-off process, or by 
simple evaporation of a thin (1 - 50 nm) layer of metal that 
dewetted from the substrate after deposition to form an 
array of nanoparticles.  We have also explored the use of 
commercially available porous alumina membranes 
(Whatman Anopore® inorganic membranes) in combina-
tion with the VLS process.
In choosing a catalyst particle to seed nanorod 
growth, one has to take many factors into account, particu-
larly if one is concerned with making devices [7].  Previ-
ously, gold (Au) has primarily been used as the VLS cata-
lyst [6].  However, Au is known to form a deep-level trap 
state within the band-gap of Si [8], [9].  Although Au has a 
very low solubility in Si (~2 x 10–4 at. % [10]), this nonethe-
less implies that Au concentrations of ~1017 cm-3 can be 
present in nanorods (2 x 10–4 at. % x 5 x 1022 Si atoms 
cm-3 [9]).  This can create a high enough trap density to 
seriously degrade the electronic performance of Si, lead-
ing to sub-nanosecond lifetimes [8].
We have explored aluminum (Al), gallium (Ga), in-
dium (In), and tin (Sn) as potential alternative VLS cata-
lysts.  These elements have the advantage over Au of not 
forming deep-level traps within the band-gap of Si.  Of 
these, we have achieved suitable rod morphologies only 
with In.  Al has the problem of a strong tendency to oxidize 
and the oxide layer appears to prevent the VLS process
[11].  Ga is extremely soluble in Si (segregation coefficient 
2211-4244-0016-3/06/$20.00 ©2006 IEEE
Authorized licensed use limited to: CALIFORNIA INSTITUTE OF TECHNOLOGY. Downloaded on April 15,2010 at 21:46:47 UTC from IEEE Xplore.  Restrictions apply. 
0.008 [8]), and rods grown with this catalyst were found to 
be extremely conical, presumably due to the catalyst parti-
cle dissolving as the rods grew.  Sn is apparently not 
thermodynamically favorable as a VLS catalyst for Si [12], 
and we saw no rod growth with this catalyst.
We have explored variations in pressure, tempera-
ture, SiH4 flow rate, and catalyst thickness in order to op-
timize growth conditions with both Au and In as catalyst.  
For the Au catalyst, rod morphology improved with in-
creasing substrate temperature and decreasing SiH4 par-
tial pressure in the range T=300-600 C and SiH4 partial 
pressure P = 0.05-1 Torr (in agreement with [6]).  Best 
results were achieved with substrate temperatures of 600 
C and SiH4 partial pressure of 0.05 Torr.  Flow rate was 
varied between 40 and 200 sccm but this had relatively 
little effect on rod morphology, as did thickness of the 
evaporated Au film.
Results for growth from In catalyst particles are dis-
played in Fig. 1.  Optimal growth was found to occur at 
lower T and higher P for In than for Au.  If we exceed sub-
strate temperatures of 500 C we see non-selective growth 
forming a very rough film.  We attribute this to surface 
diffusion of the In particles upon the Si surface, as well as 
the high vapor pressure of In relative to Au [13].  If we 
grow at partial pressures significantly below 1 Torr we see 
the growth rate drop and we see negligible growth after 
three hours at partial pressures of 0.1 Torr and less.  
Note also that the uniformity of growth across a wafer 
from untemplated In was extremely poor.  The results 
shown in Fig. 1 are “typical”, in some cases in some parts 
of a given sample we found small regions where the mor-
phology is much better than that shown in Fig. 1, however 
we have tried to show the most typical morphologies. Fig. 
2 summarizes typical optimized growth for In and Au.
Templated Growth
We have also explored the use of electron-beam li-
thography and porous alumina membranes to control the 
catalyst particle size, spacing, and location.  In the former 
case we took <111> p+, ~0.01 ohm cm Si wafers and an-
nealed in oxygen at 900 C for 12 minutes, after a 10 min-
ute RCA clean (1:1:5 hydrogen peroxide:ammonium hy-
droxide:water at 80 C) and a 20 minute etch in buffered 
hydrofluoric acid (BHF).  This formed a layer of silicon 
dioxide (SiO2) approximately 10 nm thick, measured by 
spectral ellipsometry.  The wafers were then spin-coated 
with a double layer of PMMA, and an electron beam (Hi-
tachi S-4100 FESEM) was used to pattern various 100 um 
x 100 um arrays of circles, with diameter ranging from 100 
nm to 5 um, and pitch of either 1 or 10 um.  After develop-
ing the patterns with MIBK and isopropanol (IPA), the ox-
ide was etched in the places from which the PMMA had 
been removed, by immersion in BHF.  Then 10nm of cata-
lyst (either Au or In) was evaporated and acetone used to 
lift-off the remaining PMMA and unwanted catalyst,
Fig. 1. Partial phase diagram of growth of silicon nanorods from In catalyst particles as a function of pressure and tem-
perature.  In all cases the growth was achieved with SiH4 diluted to 5% concentration in Ar, with a flow rate of 100 sccm, 
for three hours.  In most cases, catalyst particles were formed by the dewetting of a nominally 5nm thick evaporated film 
of In, but the results of growth were found to be fairly relatively insensitive to catalyst layer thickness.
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leaving an array of catalyst particles embedded in holes 
in the oxide.  This was then placed in the CVD reactor 
and VLS growth was performed under various condi-
tions.  As in the case of non-templated growth, optimal 
conditions were found to be different for the Au and In 
catalysts.  Results of this process are displayed for In 
and Au in Figs. 3 (a) and 3 (b), respectively.
In addition to templating with electron-beam lithog-
raphy, we have explored the use of porous alumina 
membranes in order to constrain the rod location and 
dimension, as well as reduce catalyst diffusion and 
evaporation.  We used commercially available porous 
alumina membranes (Whatman Anopore® inorganic 
membranes), and evaporated 50nm of catalyst (either In 
or Au) on one side.  The alumina was then coated with 
wax, and an approximately 12 um layer of nickel (Ni) 
was then electrodeposited on the back side of the cata-
lyst film.  The wax was then removed and the alumina 
placed in the CVD chamber and deposition proceeded 
as before.  Typical results from this process are shown 
in Fig. 4, after dissolution of the alumina membrane 
using sodium hydroxide.  Note that because we use a 
solution-based approach to dissolving the alumina 
membranes, many of the silicon rods break during this 
process.  We are currently working on alternative meth-
ods for dissolution of this membrane.
Electrical Measurements
Electrical measurements were performed on single 
nanorods by sonicating as-grown samples for 5-20s in 
5-50 uL of IPA and dropcasting the resulting suspension 
in 5 uL increments on n+, ~0.01 ohm cm Si wafers 
coated with 100 nm LPCVD silicon nitride (Si3N4), spin-
ning the wafer at ~300 RPM for 1 minute between each 
dropcast. The nitride-coated wafers were then spin-
coated with a double layer of PMMA, and contacts were 
patterned in the PMMA by first locating a suitable rod 
(the rods were barely visible in the SEM through the 
PMMA), and then patterning a four-point probe assem-
bly on top.  After developing the pattern 5nm of chro-
mium (Cr) and 1 um of silver (Ag) were evaporated and 
then lift-off was performed.  Such a thick layer of Ag was 
used because the Si rods we were making contact to 
were so large in diameter that we needed a thick layer 
of metal in order to prevent the Si rods simply tearing 
through the metal contacts upon liftoff of the PMMA.  
We then wired-bonded these samples to 16-pin pack-
ages and performed two- and four-point I-V measure-
ments as well as gate-bias-dependent two-point I-V 
measurements on the Si rods.
Rods characterized to date, grown from Au cata-
lysts and 5% SiH4 in Ar doped with 5 ppm phosphine,
show resistivities of approximately 10-1 ohm cm, indicat-
ing a dopant density of approximately 1017 cm-3, assum-
ing n-type doping and the standard relationship between 
resistivity and dopant density for bulk silicon [14].  Back-
gated I-V measurements show no appreciable change 
in the conductivity of these nanorods for gate biases up 
to 50V, consistent with degenerate doping.  
Fig. 2 (a) Fig. 2 (b)
Typical results of CVD growth of silicon rods from non-
templated (a) indium and (b) gold catalyst.  Both of 
these images are the result of introducing 5% silane in 
argon at a flow rate of 100 sccm for three hours, with a 
SiH4 partial pressure of (a) 1 Torr and (b) 0.05 Torr, and 
substrate temperature of (a) 500 C and (b) 600 C.
Fig. 3 (a) Fig. 3 (b)
Typical results of CVD growth of Si rods, using electron 
beam lithography to pattern holes in an oxide on <111> 
silicon and then a lift-off step so that catalyst particles 
appear only in these holes, from (a) indium and (b) gold 
catalyst.  These images are the result of introducing 5% 
silane in argon at a flow rate of 100 sccm for three 
hours, with a SiH4 partial pressure of (a) 1 Torr and (b) 
0.05 Torr, and substrate temperature of (a) 500 C and 
(b) 600 C – hence the vastly different morphologies 
(see, for example, [6]).  Nevertheless, these results 
demonstrate our control over the placement and size of 
the catalyst particles, and hence on the location of the 
onset of rod growth.
Fig. 4. Results from growth of Si nanorods from In cata-
lyst within a porous alumina membrane, after dissolution 
of the alumina membrane using sodium hydroxide.  
2 um
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DISCUSSION AND FUTURE WORK
The contrast between Au and In catalysts illustrate 
that it is possible in principle to form dense arrays of Si 
nanorods with diameters of 100s of nms to several ums 
with or without templating (for the former catalyst), as 
well as form nanorods of these dimensions with a cata-
lyst that does not form a deep-level trap state in the 
bandgap of Si (for the latter catalyst).  To combine these 
properties is the ultimate aim of this work.  Future work 
will involve exploring further the use of templating as a 
method to control rod growth from In catalysts, quantify-
ing the differences in optoelectronic properties between 
rods grown with these two catalysts, demonstrating con-
trol over doping level within the rods, as well as a con-
tinued search for new VLS catalysts (TiSi2 is another 
promising alternative to Au [15]).
In order that nanowire and nanorod photovoltaic 
devices might make an impact in the solar cell industry, 
processing cost and robustness must be taken very 
seriously.  For this reason, one would ultimately like to 
find processes that are not restricted by the high cost 
inherent in expensive growth catalysts such as In or Au, 
or the extra processing steps inherent in the use and 
subsequent removal of a templating layer. Further, no 
discussion has yet been made in this paper about depo-
sition of a top layer of opposite doping type to enable 
charge separation.  This could be done in a variety of 
ways, this will be the subject of a future publication.
CONCLUSIONS
Nanorods are of interest in photovoltaic applications 
because of the potential for increased carrier collection 
in low diffusion length materials, and the potential for 
fabricating novel heterojunctions between non-lattice-
matched materials.  For a wholly inorganic, p-n junction 
photovoltaic device design in Si, rods with diameters of 
at least a few hundred nm so that the rod is able to sus-
tain a depletion region, and lengths of tens of ums so 
that the rod absorbs most of the incident above-
bandgap photons, are desired.  Such rods have been 
fabricated by the VLS method with both Au and In as a 
growth catalyst.  In has the advantage of not forming a 
deep-level trap state within Si’s bandgap.  However, 
without templating we have been unable to grow dense 
arrays of rods with In.  Porous alumina and electron-
beam lithography illustrate that such dense arrays can 
in principle be made with either catalyst.  We have iden-
tified optimal growth conditions for both catalysts, with 
and without templates.  Rods made from Au catalysts 
and phosphine doped silane displayed metal-like con-
ductivity properties when electrical measurements on 
single wires were performed.  Future work will include 
obtaining a better understanding and control of doping 
in the rods and how the choice of catalyst affects this.  
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